

(19)



JAPANESE PATENT OFFICE

PATENT ABSTRACTS OF JAPAN

(11) Publication number: **10270862 A**

(43) Date of publication of application: **09.10.98**

(51) Int. Cl.

H05K 3/46

(21) Application number: **09069883**

(22) Date of filing: **24.03.97**

(71) Applicant: **NEC CORP**

(72) Inventor:
YOSHIDA SHIRO
TOYA HIROKAZU
UCHIUMI KAZUAKI
OKADA YOSHITSUGU
SAITO MITSUO
KANEKO TOSHIYUKI

(54) **EMI INHIBITION MULTILAYERED PRINTED BOARD**


source wiring pattern 2.

COPYRIGHT: (C)1998,JPO

(57) Abstract:

PROBLEM TO BE SOLVED: To provide a multilayered printed board on which a plurality of circuit elements such as IC, LSI, etc., are mounted and by which space can be saved and electromagnetic noises be also eliminated greatly.

SOLUTION: Circuit elements to be mounted on are classified into high-speed IC/LSI3H, medium-speed IC/LSI3H and low-speed IC/LSI3L according to their operating speed. A power source layer of a multilayered printed board is classified into power source patterns 1H, 1M and 1L for high-speed, medium speed and low-speed according to the respective high-speed, medium-speed and low-speed IC/LSI3H, 3M and 3L, and the respective power source patterns 1H, 1M and 1L are connected mutually by a power source wiring pattern 2 as to separate them in high frequency. The respective IC/LSI3H, 3M and 3L are connected with a decoupling capacitor 4, and further insulation layers on the upper and lower sides of the power source layer is formed of insulation material mixed with a magnetic body to improve a high-frequency impedance Z of the power



BEST AVAILABLE COPY